Monolithic phase-locked loops and clock recovery circuits Theory and design
Άλλοι συγγραφείς: | |
---|---|
Μορφή: | Βιβλίο |
Γλώσσα: | English |
Έκδοση: |
IEEE Press
|
MARC
LEADER | 00000nam a2200000 i 4500 | ||
---|---|---|---|
001 | 1/5957 | ||
010 | |a 0-7803-1149-3 | ||
035 | |l 10005577 | ||
100 | |a 19990123d1996 0grey0105 ba | ||
101 | 0 | |a eng | |
200 | 1 | |a Monolithic phase-locked loops and clock recovery circuits |e Theory and design |f edited by Behzag Razavi | |
210 | |a New York |c IEEE Press |d c1996 | ||
215 | |a ix, 498 p. |c fig. |d 29 cm. | ||
300 | |a "A selected reprint volume. IEEE Solid-State Circuits Council, Sponsor" | ||
300 | |a Includes bibliographical references and indexes | ||
606 | 0 | |a Βρόχοι κλειδώματος φάσεως |x Σχέδιο και κατασκευή | |
606 | 0 | |a Χρονοκυκλώματα |x Σχέδιο και κατασκευή | |
606 | 0 | |a Ολοκληρωμένα κυκλώματα |x Σχεδίαση και κατασκευή | |
676 | |a 621.381 536 4 | ||
702 | 1 | |a Razavi |b Behzad | |
709 | |a IEEE Press | ||
801 | 0 | |a GR |b ΠΑ.Δ.Α. - Βιβλιοθήκη Πανεπιστημιούπολης 2 |g AACR2 | |
852 | |a INST |b LIBRARY |e 19990216 |h 621.381 536 4 MON |p 000017464 |q 000017464 |t BK |y 23 |z 1 | ||
901 | |a PART-IV Φ.25 | ||
909 | |b 014051 | ||
970 | |a ΜΠΑΜΠΑΗ |b ΛΙΤΣΑ |z 1999-02 |
Εγγραφή στο Ευρετήριο Αναζήτησης
_version_ | 1780545243491336192 |
---|---|
author2 | Razavi Behzad |
author2_role | |
author2_variant | r b rb |
author_facet | Razavi Behzad |
author_sort | Razavi Behzad |
building | Campus Library II |
collection | LIB2 Catalog |
dewey-full | 621.3815364 |
dewey-hundreds | 600 |
dewey-ones | 621 |
dewey-raw | 621.381 536 4 |
dewey-search | 621.381 536 4 |
dewey-sort | 3621.381 3536 14 |
dewey-tens | 620 |
format | Book |
fullrecord | {"leader":"01208nam a2200277 i 4500","fields":[{"001":"1/5957"},{"010":{"subfields":[{"a":"0-7803-1149-3"}],"ind1":" ","ind2":" "}},{"035":{"subfields":[{"l":"10005577"}],"ind1":" ","ind2":" "}},{"100":{"subfields":[{"a":"19990123d1996 0grey0105 ba"}],"ind1":" ","ind2":" "}},{"101":{"subfields":[{"a":"eng"}],"ind1":"0","ind2":" "}},{"200":{"subfields":[{"a":"Monolithic phase-locked loops and clock recovery circuits"},{"e":"Theory and design"},{"f":"edited by Behzag Razavi"}],"ind1":"1","ind2":" "}},{"210":{"subfields":[{"a":"New York"},{"c":"IEEE Press"},{"d":"c1996"}],"ind1":" ","ind2":" "}},{"215":{"subfields":[{"a":"ix, 498 p."},{"c":"fig."},{"d":"29 cm."}],"ind1":" ","ind2":" "}},{"300":{"subfields":[{"a":"\"A selected reprint volume. IEEE Solid-State Circuits Council, Sponsor\""}],"ind1":" ","ind2":" "}},{"300":{"subfields":[{"a":"Includes bibliographical references and indexes"}],"ind1":" ","ind2":" "}},{"606":{"subfields":[{"a":"\u0392\u03c1\u03cc\u03c7\u03bf\u03b9 \u03ba\u03bb\u03b5\u03b9\u03b4\u03ce\u03bc\u03b1\u03c4\u03bf\u03c2 \u03c6\u03ac\u03c3\u03b5\u03c9\u03c2"},{"x":"\u03a3\u03c7\u03ad\u03b4\u03b9\u03bf \u03ba\u03b1\u03b9 \u03ba\u03b1\u03c4\u03b1\u03c3\u03ba\u03b5\u03c5\u03ae"}],"ind1":"0","ind2":" "}},{"606":{"subfields":[{"a":"\u03a7\u03c1\u03bf\u03bd\u03bf\u03ba\u03c5\u03ba\u03bb\u03ce\u03bc\u03b1\u03c4\u03b1"},{"x":"\u03a3\u03c7\u03ad\u03b4\u03b9\u03bf \u03ba\u03b1\u03b9 \u03ba\u03b1\u03c4\u03b1\u03c3\u03ba\u03b5\u03c5\u03ae"}],"ind1":"0","ind2":" "}},{"606":{"subfields":[{"a":"\u039f\u03bb\u03bf\u03ba\u03bb\u03b7\u03c1\u03c9\u03bc\u03ad\u03bd\u03b1 \u03ba\u03c5\u03ba\u03bb\u03ce\u03bc\u03b1\u03c4\u03b1"},{"x":"\u03a3\u03c7\u03b5\u03b4\u03af\u03b1\u03c3\u03b7 \u03ba\u03b1\u03b9 \u03ba\u03b1\u03c4\u03b1\u03c3\u03ba\u03b5\u03c5\u03ae"}],"ind1":"0","ind2":" "}},{"676":{"subfields":[{"a":"621.381 536 4"}],"ind1":" ","ind2":" "}},{"702":{"subfields":[{"a":"Razavi"},{"b":"Behzad"}],"ind1":" ","ind2":"1"}},{"709":{"subfields":[{"a":"IEEE Press"}],"ind1":" ","ind2":" "}},{"801":{"subfields":[{"a":"GR"},{"b":"\u03a0\u0391.\u0394.\u0391. - \u0392\u03b9\u03b2\u03bb\u03b9\u03bf\u03b8\u03ae\u03ba\u03b7 \u03a0\u03b1\u03bd\u03b5\u03c0\u03b9\u03c3\u03c4\u03b7\u03bc\u03b9\u03bf\u03cd\u03c0\u03bf\u03bb\u03b7\u03c2 2"},{"g":"AACR2"}],"ind1":" ","ind2":"0"}},{"852":{"subfields":[{"a":"INST"},{"b":"LIBRARY"},{"e":"19990216"},{"h":"621.381 536 4 MON"},{"p":"000017464"},{"q":"000017464"},{"t":"BK"},{"y":"23"},{"z":"1"}],"ind1":" ","ind2":" "}},{"901":{"subfields":[{"a":"PART-IV \u03a6.25"}],"ind1":" ","ind2":" "}},{"909":{"subfields":[{"b":"014051"}],"ind1":" ","ind2":" "}},{"970":{"subfields":[{"a":"\u039c\u03a0\u0391\u039c\u03a0\u0391\u0397"},{"b":"\u039b\u0399\u03a4\u03a3\u0391"},{"z":"1999-02"}],"ind1":" ","ind2":" "}}]}
|
id | lib2_1/5957 |
illustrated | Illustrated |
institution | University of West Attica |
isbn | 0-7803-1149-3 |
language | English |
physical | ix, 498 p. fig. 29 cm. |
publishDate | 1996 |
publisher | IEEE Press |
record_format | marc |
spelling | 19990123d1996 0grey0105 ba eng Monolithic phase-locked loops and clock recovery circuits Theory and design edited by Behzag Razavi New York IEEE Press c1996 ix, 498 p. fig. 29 cm. "A selected reprint volume. IEEE Solid-State Circuits Council, Sponsor" Includes bibliographical references and indexes Βρόχοι κλειδώματος φάσεως Σχέδιο και κατασκευή Χρονοκυκλώματα Σχέδιο και κατασκευή Ολοκληρωμένα κυκλώματα Σχεδίαση και κατασκευή 621.381 536 4 Razavi Behzad IEEE Press GR ΠΑ.Δ.Α. - Βιβλιοθήκη Πανεπιστημιούπολης 2 AACR2 INST LIBRARY 19990216 621.381 536 4 MON 000017464 000017464 BK 23 1 |
spellingShingle | Monolithic phase-locked loops and clock recovery circuits Theory and design Βρόχοι κλειδώματος φάσεως Σχέδιο και κατασκευή Χρονοκυκλώματα Σχέδιο και κατασκευή Ολοκληρωμένα κυκλώματα Σχεδίαση και κατασκευή |
title | Monolithic phase-locked loops and clock recovery circuits Theory and design |
title_auth | Monolithic phase-locked loops and clock recovery circuits Theory and design |
title_full | Monolithic phase-locked loops and clock recovery circuits Theory and design edited by Behzag Razavi |
title_fullStr | Monolithic phase-locked loops and clock recovery circuits Theory and design edited by Behzag Razavi |
title_full_unstemmed | Monolithic phase-locked loops and clock recovery circuits Theory and design edited by Behzag Razavi |
title_short | Monolithic phase-locked loops and clock recovery circuits |
title_sub | Theory and design |
topic | Βρόχοι κλειδώματος φάσεως Σχέδιο και κατασκευή Χρονοκυκλώματα Σχέδιο και κατασκευή Ολοκληρωμένα κυκλώματα Σχεδίαση και κατασκευή |
topic_facet | Βρόχοι κλειδώματος φάσεως Σχέδιο και κατασκευή Χρονοκυκλώματα Σχέδιο και κατασκευή Ολοκληρωμένα κυκλώματα Σχεδίαση και κατασκευή |