VLSI digital signal processors An introduction to rapid prototyping and design synthesis

Λεπτομέρειες βιβλιογραφικής εγγραφής
Κύριος συγγραφέας: Madisetti Vijay K.
Μορφή: Βιβλίο
Γλώσσα:English
Έκδοση: IEEE Press
Butterworth-Heinemann

MARC

LEADER 00000nam a2200000 i 4500
001 1/5829
010 |a 0-7506-9406-8 
035 |l 10005513 
100 |a 19990123d1995 0grey0105 ba 
101 0 |a eng 
200 1 |a VLSI digital signal processors  |e An introduction to rapid prototyping and design synthesis  |f Vijay K. Madisetti 
210 |a Boston  |c IEEE Press  |c Butterworth-Heinemann  |d c1995 
215 |a xv, 525 p.  |c tabl., fig.  |d 24 cm. 
300 |a Includes index 
320 |a Bibliography: p. 497-502 
606 0 |a Επεξεργασία σήματος  |x Ψηφιακές τεχνικές 
606 0 |a Ολοκληρωμένα κυκλώματα  |x Πολύ μεγάλη κλίμακα ολοκλήρωσης  |x Σχεδίαση και κατασκευή 
676 |a 621.395 028 542 2 
700 1 |a Madisetti  |b Vijay K. 
709 |a IEEE Press 
709 |a Butterworth-Heinemann 
801 0 |a GR  |b ΠΑ.Δ.Α. - Βιβλιοθήκη Πανεπιστημιούπολης 2  |g AACR2 
852 |a INST  |b LIBRARY  |e 19990211  |h 621.395 028 542 2 MAD  |p 000017572  |q 000017572  |t BK  |y 23  |z 1 
901 |a PART-IV Φ.24 
909 |b 013972 
970 |a ΜΠΑΜΠΑΗ  |b ΛΙΤΣΑ  |z 1999-02 

Εγγραφή στο Ευρετήριο Αναζήτησης

_version_ 1780545243335098368
author Madisetti Vijay K.
author_facet Madisetti Vijay K.
author_role
author_sort Madisetti Vijay K.
author_variant m v k mvk
building Campus Library II
collection LIB2 Catalog
dewey-full 621.3950285422
dewey-hundreds 600
dewey-ones 621
dewey-raw 621.395 028 542 2
dewey-search 621.395 028 542 2
dewey-sort 3621.395 228 3542 12
dewey-tens 620
format Book
fullrecord {"leader":"01175nam a2200277 i 4500","fields":[{"001":"1/5829"},{"010":{"subfields":[{"a":"0-7506-9406-8"}],"ind1":" ","ind2":" "}},{"035":{"subfields":[{"l":"10005513"}],"ind1":" ","ind2":" "}},{"100":{"subfields":[{"a":"19990123d1995 0grey0105 ba"}],"ind1":" ","ind2":" "}},{"101":{"subfields":[{"a":"eng"}],"ind1":"0","ind2":" "}},{"200":{"subfields":[{"a":"VLSI digital signal processors"},{"e":"An introduction to rapid prototyping and design synthesis"},{"f":"Vijay K. Madisetti"}],"ind1":"1","ind2":" "}},{"210":{"subfields":[{"a":"Boston"},{"c":"IEEE Press"},{"c":"Butterworth-Heinemann"},{"d":"c1995"}],"ind1":" ","ind2":" "}},{"215":{"subfields":[{"a":"xv, 525 p."},{"c":"tabl., fig."},{"d":"24 cm."}],"ind1":" ","ind2":" "}},{"300":{"subfields":[{"a":"Includes index"}],"ind1":" ","ind2":" "}},{"320":{"subfields":[{"a":"Bibliography: p. 497-502"}],"ind1":" ","ind2":" "}},{"606":{"subfields":[{"a":"\u0395\u03c0\u03b5\u03be\u03b5\u03c1\u03b3\u03b1\u03c3\u03af\u03b1 \u03c3\u03ae\u03bc\u03b1\u03c4\u03bf\u03c2"},{"x":"\u03a8\u03b7\u03c6\u03b9\u03b1\u03ba\u03ad\u03c2 \u03c4\u03b5\u03c7\u03bd\u03b9\u03ba\u03ad\u03c2"}],"ind1":"0","ind2":" "}},{"606":{"subfields":[{"a":"\u039f\u03bb\u03bf\u03ba\u03bb\u03b7\u03c1\u03c9\u03bc\u03ad\u03bd\u03b1 \u03ba\u03c5\u03ba\u03bb\u03ce\u03bc\u03b1\u03c4\u03b1"},{"x":"\u03a0\u03bf\u03bb\u03cd \u03bc\u03b5\u03b3\u03ac\u03bb\u03b7 \u03ba\u03bb\u03af\u03bc\u03b1\u03ba\u03b1 \u03bf\u03bb\u03bf\u03ba\u03bb\u03ae\u03c1\u03c9\u03c3\u03b7\u03c2"},{"x":"\u03a3\u03c7\u03b5\u03b4\u03af\u03b1\u03c3\u03b7 \u03ba\u03b1\u03b9 \u03ba\u03b1\u03c4\u03b1\u03c3\u03ba\u03b5\u03c5\u03ae"}],"ind1":"0","ind2":" "}},{"676":{"subfields":[{"a":"621.395 028 542 2"}],"ind1":" ","ind2":" "}},{"700":{"subfields":[{"a":"Madisetti"},{"b":"Vijay K."}],"ind1":" ","ind2":"1"}},{"709":{"subfields":[{"a":"IEEE Press"}],"ind1":" ","ind2":" "}},{"709":{"subfields":[{"a":"Butterworth-Heinemann"}],"ind1":" ","ind2":" "}},{"801":{"subfields":[{"a":"GR"},{"b":"\u03a0\u0391.\u0394.\u0391. - \u0392\u03b9\u03b2\u03bb\u03b9\u03bf\u03b8\u03ae\u03ba\u03b7 \u03a0\u03b1\u03bd\u03b5\u03c0\u03b9\u03c3\u03c4\u03b7\u03bc\u03b9\u03bf\u03cd\u03c0\u03bf\u03bb\u03b7\u03c2 2"},{"g":"AACR2"}],"ind1":" ","ind2":"0"}},{"852":{"subfields":[{"a":"INST"},{"b":"LIBRARY"},{"e":"19990211"},{"h":"621.395 028 542 2 MAD"},{"p":"000017572"},{"q":"000017572"},{"t":"BK"},{"y":"23"},{"z":"1"}],"ind1":" ","ind2":" "}},{"901":{"subfields":[{"a":"PART-IV \u03a6.24"}],"ind1":" ","ind2":" "}},{"909":{"subfields":[{"b":"013972"}],"ind1":" ","ind2":" "}},{"970":{"subfields":[{"a":"\u039c\u03a0\u0391\u039c\u03a0\u0391\u0397"},{"b":"\u039b\u0399\u03a4\u03a3\u0391"},{"z":"1999-02"}],"ind1":" ","ind2":" "}}]}
id lib2_1/5829
illustrated Illustrated
institution University of West Attica
isbn 0-7506-9406-8
language English
physical xv, 525 p. tabl., fig. 24 cm.
publishDate 1995
publisher IEEE Press
Butterworth-Heinemann
record_format marc
spelling 19990123d1995 0grey0105 ba
eng
VLSI digital signal processors An introduction to rapid prototyping and design synthesis Vijay K. Madisetti
Boston IEEE Press Butterworth-Heinemann c1995
xv, 525 p. tabl., fig. 24 cm.
Includes index
Bibliography: p. 497-502
Επεξεργασία σήματος Ψηφιακές τεχνικές
Ολοκληρωμένα κυκλώματα Πολύ μεγάλη κλίμακα ολοκλήρωσης Σχεδίαση και κατασκευή
621.395 028 542 2
Madisetti Vijay K.
IEEE Press
Butterworth-Heinemann
GR ΠΑ.Δ.Α. - Βιβλιοθήκη Πανεπιστημιούπολης 2 AACR2
INST LIBRARY 19990211 621.395 028 542 2 MAD 000017572 000017572 BK 23 1
spellingShingle Madisetti Vijay K.
VLSI digital signal processors An introduction to rapid prototyping and design synthesis
Επεξεργασία σήματος Ψηφιακές τεχνικές
Ολοκληρωμένα κυκλώματα Πολύ μεγάλη κλίμακα ολοκλήρωσης Σχεδίαση και κατασκευή
title VLSI digital signal processors An introduction to rapid prototyping and design synthesis
title_auth VLSI digital signal processors An introduction to rapid prototyping and design synthesis
title_full VLSI digital signal processors An introduction to rapid prototyping and design synthesis Vijay K. Madisetti
title_fullStr VLSI digital signal processors An introduction to rapid prototyping and design synthesis Vijay K. Madisetti
title_full_unstemmed VLSI digital signal processors An introduction to rapid prototyping and design synthesis Vijay K. Madisetti
title_short VLSI digital signal processors
title_sub An introduction to rapid prototyping and design synthesis
topic Επεξεργασία σήματος Ψηφιακές τεχνικές
Ολοκληρωμένα κυκλώματα Πολύ μεγάλη κλίμακα ολοκλήρωσης Σχεδίαση και κατασκευή
topic_facet Επεξεργασία σήματος Ψηφιακές τεχνικές
Ολοκληρωμένα κυκλώματα Πολύ μεγάλη κλίμακα ολοκλήρωσης Σχεδίαση και κατασκευή