VHDL starter's guide

Λεπτομέρειες βιβλιογραφικής εγγραφής
Κύριος συγγραφέας: Yalamanchili Sudhakar
Μορφή: Βιβλίο
Γλώσσα:English
Έκδοση: Prentice Hall

MARC

LEADER 00000nam a2200000 i 4500
001 1/5505
010 |a 0-13-519802-X 
035 |l 10005348 
100 |a 19990123d1998 0grey0105 ba 
101 0 |a eng 
200 1 |a VHDL starter's guide  |f Sudhakar Yalamanchili 
210 |a Upper Saddle River  |c Prentice Hall  |d c1998 
215 |a xiv,269 p.  |d 24 cm. 
300 |a Includes index 
606 0 |a VHDL (Computer Hardware Discription Language) 
606 0 |a Ολοκληρωμένα κυκλώματα  |x Σχεδίαση και κατασκευή  |x Επεξεργασία δεδομένων 
676 |a 621.392 
700 1 |a Yalamanchili  |b Sudhakar 
709 |a Prentice Hall 
801 0 |a GR  |b ΠΑ.Δ.Α. - Βιβλιοθήκη Πανεπιστημιούπολης 2  |g AACR2 
852 |a INST  |b LIBRARY  |e 19990202  |h 621.392 YAL  |p 000017920  |q 000017920  |t BK  |y 23  |z 1 
901 |a PART-IV 22 Φ. 
909 |b 013596 
970 |a ΠΑΠΑΔΟΠΟΥΛΟΥ  |b ΚΙΚΗ  |z KIKH-1999-01 

Εγγραφή στο Ευρετήριο Αναζήτησης

_version_ 1780545242957611010
author Yalamanchili Sudhakar
author_facet Yalamanchili Sudhakar
author_role
author_sort Yalamanchili Sudhakar
author_variant y s ys
building Campus Library II
collection LIB2 Catalog
dewey-full 621.392
dewey-hundreds 600
dewey-ones 621
dewey-raw 621.392
dewey-search 621.392
dewey-sort 3621.392
dewey-tens 620
format Book
fullrecord {"leader":"00964nam a2200253 i 4500","fields":[{"001":"1/5505"},{"010":{"subfields":[{"a":"0-13-519802-X"}],"ind1":" ","ind2":" "}},{"035":{"subfields":[{"l":"10005348"}],"ind1":" ","ind2":" "}},{"100":{"subfields":[{"a":"19990123d1998 0grey0105 ba"}],"ind1":" ","ind2":" "}},{"101":{"subfields":[{"a":"eng"}],"ind1":"0","ind2":" "}},{"200":{"subfields":[{"a":"VHDL starter's guide"},{"f":"Sudhakar Yalamanchili"}],"ind1":"1","ind2":" "}},{"210":{"subfields":[{"a":"Upper Saddle River"},{"c":"Prentice Hall"},{"d":"c1998"}],"ind1":" ","ind2":" "}},{"215":{"subfields":[{"a":"xiv,269 p."},{"d":"24 cm."}],"ind1":" ","ind2":" "}},{"300":{"subfields":[{"a":"Includes index"}],"ind1":" ","ind2":" "}},{"606":{"subfields":[{"a":"VHDL (Computer Hardware Discription Language)"}],"ind1":"0","ind2":" "}},{"606":{"subfields":[{"a":"\u039f\u03bb\u03bf\u03ba\u03bb\u03b7\u03c1\u03c9\u03bc\u03ad\u03bd\u03b1 \u03ba\u03c5\u03ba\u03bb\u03ce\u03bc\u03b1\u03c4\u03b1"},{"x":"\u03a3\u03c7\u03b5\u03b4\u03af\u03b1\u03c3\u03b7 \u03ba\u03b1\u03b9 \u03ba\u03b1\u03c4\u03b1\u03c3\u03ba\u03b5\u03c5\u03ae"},{"x":"\u0395\u03c0\u03b5\u03be\u03b5\u03c1\u03b3\u03b1\u03c3\u03af\u03b1 \u03b4\u03b5\u03b4\u03bf\u03bc\u03ad\u03bd\u03c9\u03bd"}],"ind1":"0","ind2":" "}},{"676":{"subfields":[{"a":"621.392"}],"ind1":" ","ind2":" "}},{"700":{"subfields":[{"a":"Yalamanchili"},{"b":"Sudhakar"}],"ind1":" ","ind2":"1"}},{"709":{"subfields":[{"a":"Prentice Hall"}],"ind1":" ","ind2":" "}},{"801":{"subfields":[{"a":"GR"},{"b":"\u03a0\u0391.\u0394.\u0391. - \u0392\u03b9\u03b2\u03bb\u03b9\u03bf\u03b8\u03ae\u03ba\u03b7 \u03a0\u03b1\u03bd\u03b5\u03c0\u03b9\u03c3\u03c4\u03b7\u03bc\u03b9\u03bf\u03cd\u03c0\u03bf\u03bb\u03b7\u03c2 2"},{"g":"AACR2"}],"ind1":" ","ind2":"0"}},{"852":{"subfields":[{"a":"INST"},{"b":"LIBRARY"},{"e":"19990202"},{"h":"621.392 YAL"},{"p":"000017920"},{"q":"000017920"},{"t":"BK"},{"y":"23"},{"z":"1"}],"ind1":" ","ind2":" "}},{"901":{"subfields":[{"a":"PART-IV 22 \u03a6."}],"ind1":" ","ind2":" "}},{"909":{"subfields":[{"b":"013596"}],"ind1":" ","ind2":" "}},{"970":{"subfields":[{"a":"\u03a0\u0391\u03a0\u0391\u0394\u039f\u03a0\u039f\u03a5\u039b\u039f\u03a5"},{"b":"\u039a\u0399\u039a\u0397"},{"z":"KIKH-1999-01"}],"ind1":" ","ind2":" "}}]}
id lib2_1/5505
illustrated Not Illustrated
institution University of West Attica
isbn 0-13-519802-X
language English
physical xiv,269 p. 24 cm.
publishDate 1998
publisher Prentice Hall
record_format marc
spelling 19990123d1998 0grey0105 ba
eng
VHDL starter's guide Sudhakar Yalamanchili
Upper Saddle River Prentice Hall c1998
xiv,269 p. 24 cm.
Includes index
VHDL (Computer Hardware Discription Language)
Ολοκληρωμένα κυκλώματα Σχεδίαση και κατασκευή Επεξεργασία δεδομένων
621.392
Yalamanchili Sudhakar
Prentice Hall
GR ΠΑ.Δ.Α. - Βιβλιοθήκη Πανεπιστημιούπολης 2 AACR2
INST LIBRARY 19990202 621.392 YAL 000017920 000017920 BK 23 1
spellingShingle Yalamanchili Sudhakar
VHDL starter's guide
VHDL (Computer Hardware Discription Language)
Ολοκληρωμένα κυκλώματα Σχεδίαση και κατασκευή Επεξεργασία δεδομένων
title VHDL starter's guide
title_auth VHDL starter's guide
title_full VHDL starter's guide Sudhakar Yalamanchili
title_fullStr VHDL starter's guide Sudhakar Yalamanchili
title_full_unstemmed VHDL starter's guide Sudhakar Yalamanchili
title_short VHDL starter's guide
topic VHDL (Computer Hardware Discription Language)
Ολοκληρωμένα κυκλώματα Σχεδίαση και κατασκευή Επεξεργασία δεδομένων
topic_facet VHDL (Computer Hardware Discription Language)
Ολοκληρωμένα κυκλώματα Σχεδίαση και κατασκευή Επεξεργασία δεδομένων