Σχεδίαση ψηφιακών συστημάτων με τη γλώσσα VHDL
| Κύριοι συγγραφείς: | , |
|---|---|
| Άλλοι συγγραφείς: | |
| Μορφή: | Βιβλίο |
| Γλώσσα: | Greek |
| Έκδοση: |
Τζιόλας, Α.
|
| Έκδοση: | 3η έκδ. |
MARC
| LEADER | 00000cam a2200000 i 4500 | ||
|---|---|---|---|
| 001 | 1/13634 | ||
| 005 | 20220120115007.0 | ||
| 010 | |a 978-960-418-340-1 | ||
| 035 | |l 10015014 | ||
| 100 | |a 20120415d2012 y0grey010503 ga | ||
| 101 | 0 | |a gre | |
| 200 | 1 | |a Σχεδίαση ψηφιακών συστημάτων με τη γλώσσα VHDL |f Stephen Brown και Zvonko Vranesic |g επιμέλεια-μετάφραση Μιχαήλ Γ. Δημόπουλος | |
| 205 | |a 3η έκδ. | ||
| 210 | |a Θεσσαλονίκη |c Τζιόλας, Α. |d c2012 | ||
| 215 | |a 909 σ. |c πίν., σχ. |d 29 εκ. |e 1 CD-ROM | ||
| 300 | |a Τρίτη αμερικανική έκδοση | ||
| 300 | |a Τα έξι αντίτυπα είναι από τον ΕΥΔΟΞΟ | ||
| 320 | |a Περιλαμβάνει βιβλιογραφία και ευρετήριο | ||
| 454 | 1 | |t Fundamentals of digital logic with VHDL design | |
| 606 | 0 | |a Ψηφιακά ολοκληρωμένα κυκλώματα | |
| 606 | 0 | |a VHDL (Computer Hardware Discription Language) | |
| 606 | 0 | |a Λογικά κυκλώματα |x Σχέδιο και κατασκευή | |
| 606 | 0 | |a Συστήματα CAD/CAM/CAE | |
| 606 | 0 | |a Ψηφιακά ηλεκτρονικά | |
| 606 | 0 | |a Σχεδιασμός συστημάτων | |
| 615 | |a ΕΠΙΣΤΗΜΗ ΥΠΟΛΟΓΙΣΤΗ (HARDWARE) | ||
| 676 | |a 621.395 | ||
| 700 | 1 | |a Brown |b Stephen D. |4 070 | |
| 701 | 1 | |a Vranesic |b Zvonko G. |4 070 | |
| 702 | 1 | |a Δημόπουλος |b Μιχαήλ Γ. |4 340 |4 730 | |
| 709 | |a Τζιόλας, Α. | ||
| 801 | 0 | |a GR |b ΠΑ.Δ.Α. Βιβλιοθήκη Πανεπιστημιούπολης 2 |g AACR2 | |
| 852 | |a INST |b LIBRARY |e 20130402 |h 621.395 BRO |p 000035584 |q 000035584 |t BK |y 0 |z 7 | ||
| 852 | |a INST |b LIBRARY |e 20130402 |h 621.395 BRO |p 000035585 |q 000035585 |t BK |y 0 |z 8 | ||
| 852 | |a INST |b LIBRARY |e 20130402 |h 621.395 BRO |p 000035586 |q 000035586 |t BK |y 0 |z 9 | ||
| 852 | |a INST |b LIBRARY |e 20130402 |h 621.395 BRO |p 000035587 |q 000035587 |t BK |y 0 |z 10 | ||
| 852 | |a INST |b LIBRARY |e 20130402 |h 621.395 BRO |p 000035588 |q 000035588 |t BK |y 0 |z 12 | ||
| 852 | |a INST |b LIBRARY |e 20130402 |h 621.395 BRO |p 000035589 |q 000035589 |t BK |y 0 |z 11 | ||
| 852 | |a INST |b LIBRARY |e 20130402 |h 621.395 BRO |p 000035591 |q 000035591 |t BK |y 0 |z 13 | ||
| 852 | |a INST |b LIBRARY |e 20130313 |h 621.395 BRO |p 000035737 |q 000035737 |t BK |y 0 |z 6 | ||
| 852 | |a INST |b LIBRARY |e 20121031 |h 621.395 BRO |p 000036701 |q 000036701 |t BK |y 0 |z 5 | ||
| 852 | |a INST |b LIBRARY |e 20121025 |h 621.395 BRO |p 000036712 |q 000036712 |t BK |y 0 |z 3 | ||
| 852 | |a INST |b LIBRARY |e 20121025 |h 621.395 BRO |p 000036713 |q 000036713 |t BK |y 0 |z 4 | ||
| 852 | |a INST |b LIBRARY |e 20120717 |h 621.395 BRO |p 000036851 |q 000036851 |t BK |y 0 |z 2 | ||
| 852 | |a INST |b LIBRARY |e 20120328 |h 621.395 BRO |p 000036959 |q 000036959 |t BK |y 23 |z 1 | ||
| 909 | |b 033409 | ||
| 909 | |b 033524 (c.2) | ||
| 909 | |b 033671 (c.3) | ||
| 909 | |b 033672 (c.4) | ||
| 909 | |b 033679 (c.5) | ||
| 909 | |b 034697 (c.6) | ||
| 909 | |b 034841 (c.7) | ||
| 909 | |b 034842 (c.8) | ||
| 909 | |b 034843 (c.9) | ||
| 909 | |b 034844 (c.10) | ||
| 909 | |b 034845 (c.11) | ||
| 909 | |b 034846 (c.12) | ||
| 909 | |b 034847 (c.13) | ||
| 960 | |a ΜΑΡΤΙΟΣ 2012 | ||
Εγγραφή στο Ευρετήριο Αναζήτησης
| _version_ | 1780545236185907201 |
|---|---|
| author | Brown Stephen D. Vranesic Zvonko G. |
| author2 | Δημόπουλος Μιχαήλ Γ. Δημόπουλος Μιχαήλ Γ. |
| author2_role | 340 730 |
| author2_variant | δ μ γ δμγ δ μ γ δμγ |
| author_facet | Brown Stephen D. Vranesic Zvonko G. Δημόπουλος Μιχαήλ Γ. Δημόπουλος Μιχαήλ Γ. |
| author_role | 070 070 |
| author_sort | Brown Stephen D. |
| author_variant | b s d bsd v z g vzg |
| building | Campus Library II |
| collection | LIB2 Catalog |
| dewey-full | 621.395 |
| dewey-hundreds | 600 |
| dewey-ones | 621 |
| dewey-raw | 621.395 |
| dewey-search | 621.395 |
| dewey-sort | 3621.395 |
| dewey-tens | 620 |
| edition | 3η έκδ. |
| format | Book |
| fullrecord | {"leader":"03152cam a2200673 i 4500","fields":[{"001":"1/13634"},{"005":"20220120115007.0"},{"010":{"subfields":[{"a":"978-960-418-340-1"}],"ind1":" ","ind2":" "}},{"035":{"subfields":[{"l":"10015014"}],"ind1":" ","ind2":" "}},{"100":{"subfields":[{"a":"20120415d2012 y0grey010503 ga"}],"ind1":" ","ind2":" "}},{"101":{"subfields":[{"a":"gre"}],"ind1":"0","ind2":" "}},{"200":{"subfields":[{"a":"\u03a3\u03c7\u03b5\u03b4\u03af\u03b1\u03c3\u03b7 \u03c8\u03b7\u03c6\u03b9\u03b1\u03ba\u03ce\u03bd \u03c3\u03c5\u03c3\u03c4\u03b7\u03bc\u03ac\u03c4\u03c9\u03bd \u03bc\u03b5 \u03c4\u03b7 \u03b3\u03bb\u03ce\u03c3\u03c3\u03b1 VHDL"},{"f":"Stephen Brown \u03ba\u03b1\u03b9 Zvonko Vranesic"},{"g":"\u03b5\u03c0\u03b9\u03bc\u03ad\u03bb\u03b5\u03b9\u03b1-\u03bc\u03b5\u03c4\u03ac\u03c6\u03c1\u03b1\u03c3\u03b7 \u039c\u03b9\u03c7\u03b1\u03ae\u03bb \u0393. \u0394\u03b7\u03bc\u03cc\u03c0\u03bf\u03c5\u03bb\u03bf\u03c2"}],"ind1":"1","ind2":" "}},{"205":{"subfields":[{"a":"3\u03b7 \u03ad\u03ba\u03b4."}],"ind1":" ","ind2":" "}},{"210":{"subfields":[{"a":"\u0398\u03b5\u03c3\u03c3\u03b1\u03bb\u03bf\u03bd\u03af\u03ba\u03b7"},{"c":"\u03a4\u03b6\u03b9\u03cc\u03bb\u03b1\u03c2, \u0391."},{"d":"c2012"}],"ind1":" ","ind2":" "}},{"215":{"subfields":[{"a":"909 \u03c3."},{"c":"\u03c0\u03af\u03bd., \u03c3\u03c7."},{"d":"29 \u03b5\u03ba."},{"e":"1 CD-ROM"}],"ind1":" ","ind2":" "}},{"300":{"subfields":[{"a":"\u03a4\u03c1\u03af\u03c4\u03b7 \u03b1\u03bc\u03b5\u03c1\u03b9\u03ba\u03b1\u03bd\u03b9\u03ba\u03ae \u03ad\u03ba\u03b4\u03bf\u03c3\u03b7"}],"ind1":" ","ind2":" "}},{"300":{"subfields":[{"a":"\u03a4\u03b1 \u03ad\u03be\u03b9 \u03b1\u03bd\u03c4\u03af\u03c4\u03c5\u03c0\u03b1 \u03b5\u03af\u03bd\u03b1\u03b9 \u03b1\u03c0\u03cc \u03c4\u03bf\u03bd \u0395\u03a5\u0394\u039f\u039e\u039f"}],"ind1":" ","ind2":" "}},{"320":{"subfields":[{"a":"\u03a0\u03b5\u03c1\u03b9\u03bb\u03b1\u03bc\u03b2\u03ac\u03bd\u03b5\u03b9 \u03b2\u03b9\u03b2\u03bb\u03b9\u03bf\u03b3\u03c1\u03b1\u03c6\u03af\u03b1 \u03ba\u03b1\u03b9 \u03b5\u03c5\u03c1\u03b5\u03c4\u03ae\u03c1\u03b9\u03bf"}],"ind1":" ","ind2":" "}},{"454":{"subfields":[{"t":"Fundamentals of digital logic with VHDL design"}],"ind1":" ","ind2":"1"}},{"606":{"subfields":[{"a":"\u03a8\u03b7\u03c6\u03b9\u03b1\u03ba\u03ac \u03bf\u03bb\u03bf\u03ba\u03bb\u03b7\u03c1\u03c9\u03bc\u03ad\u03bd\u03b1 \u03ba\u03c5\u03ba\u03bb\u03ce\u03bc\u03b1\u03c4\u03b1"}],"ind1":"0","ind2":" "}},{"606":{"subfields":[{"a":"VHDL (Computer Hardware Discription Language)"}],"ind1":"0","ind2":" "}},{"606":{"subfields":[{"a":"\u039b\u03bf\u03b3\u03b9\u03ba\u03ac \u03ba\u03c5\u03ba\u03bb\u03ce\u03bc\u03b1\u03c4\u03b1"},{"x":"\u03a3\u03c7\u03ad\u03b4\u03b9\u03bf \u03ba\u03b1\u03b9 \u03ba\u03b1\u03c4\u03b1\u03c3\u03ba\u03b5\u03c5\u03ae"}],"ind1":"0","ind2":" "}},{"606":{"subfields":[{"a":"\u03a3\u03c5\u03c3\u03c4\u03ae\u03bc\u03b1\u03c4\u03b1 CAD/CAM/CAE "}],"ind1":"0","ind2":" "}},{"606":{"subfields":[{"a":"\u03a8\u03b7\u03c6\u03b9\u03b1\u03ba\u03ac \u03b7\u03bb\u03b5\u03ba\u03c4\u03c1\u03bf\u03bd\u03b9\u03ba\u03ac"}],"ind1":"0","ind2":" "}},{"606":{"subfields":[{"a":"\u03a3\u03c7\u03b5\u03b4\u03b9\u03b1\u03c3\u03bc\u03cc\u03c2 \u03c3\u03c5\u03c3\u03c4\u03b7\u03bc\u03ac\u03c4\u03c9\u03bd"}],"ind1":"0","ind2":" "}},{"615":{"subfields":[{"a":"\u0395\u03a0\u0399\u03a3\u03a4\u0397\u039c\u0397 \u03a5\u03a0\u039f\u039b\u039f\u0393\u0399\u03a3\u03a4\u0397 (HARDWARE)"}],"ind1":" ","ind2":" "}},{"676":{"subfields":[{"a":"621.395"}],"ind1":" ","ind2":" "}},{"700":{"subfields":[{"a":"Brown"},{"b":"Stephen D."},{"4":"070"}],"ind1":" ","ind2":"1"}},{"701":{"subfields":[{"a":"Vranesic"},{"b":"Zvonko G."},{"4":"070"}],"ind1":" ","ind2":"1"}},{"702":{"subfields":[{"a":"\u0394\u03b7\u03bc\u03cc\u03c0\u03bf\u03c5\u03bb\u03bf\u03c2"},{"b":"\u039c\u03b9\u03c7\u03b1\u03ae\u03bb \u0393."},{"4":"340"},{"4":"730"}],"ind1":" ","ind2":"1"}},{"709":{"subfields":[{"a":"\u03a4\u03b6\u03b9\u03cc\u03bb\u03b1\u03c2, \u0391."}],"ind1":" ","ind2":" "}},{"801":{"subfields":[{"a":"GR"},{"b":"\u03a0\u0391.\u0394.\u0391. \u0392\u03b9\u03b2\u03bb\u03b9\u03bf\u03b8\u03ae\u03ba\u03b7 \u03a0\u03b1\u03bd\u03b5\u03c0\u03b9\u03c3\u03c4\u03b7\u03bc\u03b9\u03bf\u03cd\u03c0\u03bf\u03bb\u03b7\u03c2 2"},{"g":"AACR2"}],"ind1":" ","ind2":"0"}},{"852":{"subfields":[{"a":"INST"},{"b":"LIBRARY"},{"e":"20130402"},{"h":"621.395 BRO"},{"p":"000035584"},{"q":"000035584"},{"t":"BK"},{"y":"0"},{"z":"7"}],"ind1":" ","ind2":" "}},{"852":{"subfields":[{"a":"INST"},{"b":"LIBRARY"},{"e":"20130402"},{"h":"621.395 BRO"},{"p":"000035585"},{"q":"000035585"},{"t":"BK"},{"y":"0"},{"z":"8"}],"ind1":" ","ind2":" "}},{"852":{"subfields":[{"a":"INST"},{"b":"LIBRARY"},{"e":"20130402"},{"h":"621.395 BRO"},{"p":"000035586"},{"q":"000035586"},{"t":"BK"},{"y":"0"},{"z":"9"}],"ind1":" ","ind2":" "}},{"852":{"subfields":[{"a":"INST"},{"b":"LIBRARY"},{"e":"20130402"},{"h":"621.395 BRO"},{"p":"000035587"},{"q":"000035587"},{"t":"BK"},{"y":"0"},{"z":"10"}],"ind1":" ","ind2":" "}},{"852":{"subfields":[{"a":"INST"},{"b":"LIBRARY"},{"e":"20130402"},{"h":"621.395 BRO"},{"p":"000035588"},{"q":"000035588"},{"t":"BK"},{"y":"0"},{"z":"12"}],"ind1":" ","ind2":" "}},{"852":{"subfields":[{"a":"INST"},{"b":"LIBRARY"},{"e":"20130402"},{"h":"621.395 BRO"},{"p":"000035589"},{"q":"000035589"},{"t":"BK"},{"y":"0"},{"z":"11"}],"ind1":" ","ind2":" "}},{"852":{"subfields":[{"a":"INST"},{"b":"LIBRARY"},{"e":"20130402"},{"h":"621.395 BRO"},{"p":"000035591"},{"q":"000035591"},{"t":"BK"},{"y":"0"},{"z":"13"}],"ind1":" ","ind2":" "}},{"852":{"subfields":[{"a":"INST"},{"b":"LIBRARY"},{"e":"20130313"},{"h":"621.395 BRO"},{"p":"000035737"},{"q":"000035737"},{"t":"BK"},{"y":"0"},{"z":"6"}],"ind1":" ","ind2":" "}},{"852":{"subfields":[{"a":"INST"},{"b":"LIBRARY"},{"e":"20121031"},{"h":"621.395 BRO"},{"p":"000036701"},{"q":"000036701"},{"t":"BK"},{"y":"0"},{"z":"5"}],"ind1":" ","ind2":" "}},{"852":{"subfields":[{"a":"INST"},{"b":"LIBRARY"},{"e":"20121025"},{"h":"621.395 BRO"},{"p":"000036712"},{"q":"000036712"},{"t":"BK"},{"y":"0"},{"z":"3"}],"ind1":" ","ind2":" "}},{"852":{"subfields":[{"a":"INST"},{"b":"LIBRARY"},{"e":"20121025"},{"h":"621.395 BRO"},{"p":"000036713"},{"q":"000036713"},{"t":"BK"},{"y":"0"},{"z":"4"}],"ind1":" ","ind2":" "}},{"852":{"subfields":[{"a":"INST"},{"b":"LIBRARY"},{"e":"20120717"},{"h":"621.395 BRO"},{"p":"000036851"},{"q":"000036851"},{"t":"BK"},{"y":"0"},{"z":"2"}],"ind1":" ","ind2":" "}},{"852":{"subfields":[{"a":"INST"},{"b":"LIBRARY"},{"e":"20120328"},{"h":"621.395 BRO"},{"p":"000036959"},{"q":"000036959"},{"t":"BK"},{"y":"23"},{"z":"1"}],"ind1":" ","ind2":" "}},{"909":{"subfields":[{"b":"033409"}],"ind1":" ","ind2":" "}},{"909":{"subfields":[{"b":"033524 (c.2)"}],"ind1":" ","ind2":" "}},{"909":{"subfields":[{"b":"033671 (c.3)"}],"ind1":" ","ind2":" "}},{"909":{"subfields":[{"b":"033672 (c.4)"}],"ind1":" ","ind2":" "}},{"909":{"subfields":[{"b":"033679 (c.5)"}],"ind1":" ","ind2":" "}},{"909":{"subfields":[{"b":"034697 (c.6)"}],"ind1":" ","ind2":" "}},{"909":{"subfields":[{"b":"034841 (c.7)"}],"ind1":" ","ind2":" "}},{"909":{"subfields":[{"b":"034842 (c.8)"}],"ind1":" ","ind2":" "}},{"909":{"subfields":[{"b":"034843 (c.9)"}],"ind1":" ","ind2":" "}},{"909":{"subfields":[{"b":"034844 (c.10)"}],"ind1":" ","ind2":" "}},{"909":{"subfields":[{"b":"034845 (c.11)"}],"ind1":" ","ind2":" "}},{"909":{"subfields":[{"b":"034846 (c.12)"}],"ind1":" ","ind2":" "}},{"909":{"subfields":[{"b":"034847 (c.13)"}],"ind1":" ","ind2":" "}},{"960":{"subfields":[{"a":"\u039c\u0391\u03a1\u03a4\u0399\u039f\u03a3 2012"}],"ind1":" ","ind2":" "}}]}
|
| id | lib2_1/13634 |
| illustrated | Not Illustrated |
| institution | University of West Attica |
| isbn | 978-960-418-340-1 |
| language | Greek |
| physical | 909 σ. πίν., σχ. 29 εκ. 1 CD-ROM |
| publishDate | 2012 |
| publisher | Τζιόλας, Α. |
| record_format | marc |
| spelling | 20120415d2012 y0grey010503 ga gre Σχεδίαση ψηφιακών συστημάτων με τη γλώσσα VHDL Stephen Brown και Zvonko Vranesic επιμέλεια-μετάφραση Μιχαήλ Γ. Δημόπουλος 3η έκδ. Θεσσαλονίκη Τζιόλας, Α. c2012 909 σ. πίν., σχ. 29 εκ. 1 CD-ROM Τρίτη αμερικανική έκδοση Τα έξι αντίτυπα είναι από τον ΕΥΔΟΞΟ Περιλαμβάνει βιβλιογραφία και ευρετήριο Fundamentals of digital logic with VHDL design Ψηφιακά ολοκληρωμένα κυκλώματα VHDL (Computer Hardware Discription Language) Λογικά κυκλώματα Σχέδιο και κατασκευή Συστήματα CAD/CAM/CAE Ψηφιακά ηλεκτρονικά Σχεδιασμός συστημάτων ΕΠΙΣΤΗΜΗ ΥΠΟΛΟΓΙΣΤΗ (HARDWARE) 621.395 Brown Stephen D. 070 Vranesic Zvonko G. 070 Δημόπουλος Μιχαήλ Γ. 340 730 Τζιόλας, Α. GR ΠΑ.Δ.Α. Βιβλιοθήκη Πανεπιστημιούπολης 2 AACR2 INST LIBRARY 20130402 621.395 BRO 000035584 000035584 BK 0 7 INST LIBRARY 20130402 621.395 BRO 000035585 000035585 BK 0 8 INST LIBRARY 20130402 621.395 BRO 000035586 000035586 BK 0 9 INST LIBRARY 20130402 621.395 BRO 000035587 000035587 BK 0 10 INST LIBRARY 20130402 621.395 BRO 000035588 000035588 BK 0 12 INST LIBRARY 20130402 621.395 BRO 000035589 000035589 BK 0 11 INST LIBRARY 20130402 621.395 BRO 000035591 000035591 BK 0 13 INST LIBRARY 20130313 621.395 BRO 000035737 000035737 BK 0 6 INST LIBRARY 20121031 621.395 BRO 000036701 000036701 BK 0 5 INST LIBRARY 20121025 621.395 BRO 000036712 000036712 BK 0 3 INST LIBRARY 20121025 621.395 BRO 000036713 000036713 BK 0 4 INST LIBRARY 20120717 621.395 BRO 000036851 000036851 BK 0 2 INST LIBRARY 20120328 621.395 BRO 000036959 000036959 BK 23 1 |
| spellingShingle | Brown Stephen D. Vranesic Zvonko G. Σχεδίαση ψηφιακών συστημάτων με τη γλώσσα VHDL Ψηφιακά ολοκληρωμένα κυκλώματα VHDL (Computer Hardware Discription Language) Λογικά κυκλώματα Σχέδιο και κατασκευή Συστήματα CAD/CAM/CAE Ψηφιακά ηλεκτρονικά Σχεδιασμός συστημάτων ΕΠΙΣΤΗΜΗ ΥΠΟΛΟΓΙΣΤΗ (HARDWARE) |
| title | Σχεδίαση ψηφιακών συστημάτων με τη γλώσσα VHDL |
| title_auth | Σχεδίαση ψηφιακών συστημάτων με τη γλώσσα VHDL |
| title_full | Σχεδίαση ψηφιακών συστημάτων με τη γλώσσα VHDL Stephen Brown και Zvonko Vranesic επιμέλεια-μετάφραση Μιχαήλ Γ. Δημόπουλος |
| title_fullStr | Σχεδίαση ψηφιακών συστημάτων με τη γλώσσα VHDL Stephen Brown και Zvonko Vranesic επιμέλεια-μετάφραση Μιχαήλ Γ. Δημόπουλος |
| title_full_unstemmed | Σχεδίαση ψηφιακών συστημάτων με τη γλώσσα VHDL Stephen Brown και Zvonko Vranesic επιμέλεια-μετάφραση Μιχαήλ Γ. Δημόπουλος |
| title_short | Σχεδίαση ψηφιακών συστημάτων με τη γλώσσα VHDL |
| topic | Ψηφιακά ολοκληρωμένα κυκλώματα VHDL (Computer Hardware Discription Language) Λογικά κυκλώματα Σχέδιο και κατασκευή Συστήματα CAD/CAM/CAE Ψηφιακά ηλεκτρονικά Σχεδιασμός συστημάτων ΕΠΙΣΤΗΜΗ ΥΠΟΛΟΓΙΣΤΗ (HARDWARE) |
| topic_facet | Ψηφιακά ολοκληρωμένα κυκλώματα VHDL (Computer Hardware Discription Language) Λογικά κυκλώματα Σχέδιο και κατασκευή Συστήματα CAD/CAM/CAE Ψηφιακά ηλεκτρονικά Σχεδιασμός συστημάτων |